

40V N+P-Channel Enhancement Mode MOSFET

Description

The TPS40N40PM uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

General Features

$V_{DS} = 40V$ $I_D = 42A$



$R_{DS(ON)} < 10m\Omega$ @ $V_{GS}=10V$ (Type: 7m Ω)

$V_{DS} = -40V$ $I_D = -38A$

$R_{DS(ON)} < 13m\Omega$ @ $V_{GS}=-10V$ (Type: 10m Ω)

Application

Brushless motor



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
TPS40N40PM	PDFN5*6-8L	TPS40N40PM XXX YYYY	5000

Absolute Maximum Ratings ($T_C=25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	N-Ch	P-Ch	Units
V_{DS}	Drain-Source Voltage	40	-40	V
V_{GS}	Gate-Source Voltage	± 20	± 20	V
$I_D@T_C=25^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V^1$	42	-38	A
$I_D@T_C=100^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V^1$	32.5	-27.5	A
I_{DM}	Pulsed Drain Current ²	123	-115	A
EAS	Single Pulse Avalanche Energy ³	289	378	mJ
I_{AS}	Avalanche Current	42	50	A
$P_D@T_C=25^{\circ}C$	Total Power Dissipation ⁴	46	41.3	W
T_{STG}	Storage Temperature Range	-55 to 150	-55 to 150	$^{\circ}C$
T_J	Operating Junction Temperature Range	-55 to 150	-55 to 150	$^{\circ}C$
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	25		$^{\circ}C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	2.3		$^{\circ}C/W$

N-Electrical Characteristics (T_c=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	40	44	---	V
ΔBVDSS/ΔT _J	BVDSS Temperature Coefficient	Reference to 25°C, I _D =1mA	---	0.034	---	V/°C
RDS(ON)	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =10A	---	7.0	10	mΩ
		V _{GS} =4.5V, I _D =8A	---	9.0	12	
VGS(th)	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.0	1.6	2.5	V
ΔVGS(th)	VGS(th) Temperature Coefficient		---	-4.96	---	mV/°C
IDSS	Drain-Source Leakage Current	V _{DS} =32V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =32V, V _{GS} =0V, T _J =55°C	---	---	5	
IGSS	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
gfs	Forward Transconductance	V _{DS} =5V, I _D =10A	---	40	---	S
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	---	1.6	---	Ω
Q _g	Total Gate Charge (4.5V)	V _{DS} =20V, V _{GS} =4.5V, I _D =10A	---	18.8		nC
Q _{gs}	Gate-Source Charge		---	4.7		
Q _{gd}	Gate-Drain Charge		---	8.2		
Td(on)	Turn-On Delay Time	V _{DD} =15V, V _{GS} =10V , R _G =3.3Ω I _D =1A	---	14.3		ns
T _r	Rise Time		---	2.6		
Td(off)	Turn-Off Delay Time		---	77		
T _f	Fall Time		---	4.8		
Ciss	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz	---	2332		pF
Coss	Output Capacitance		---	193		
Crss	Reverse Transfer Capacitance		---	138		
IS	Continuous Source Current ^{1,5}	V _G =V _D =0V, Force Current	---	---	10.5	A
ISM	Pulsed Source Current ^{2,5}		---	---	42	A
VSD	Diode Forward Voltage ²	V _{GS} =0V, I _S =1A, T _J =25°C	---	---	1	V

Note :

- 1、The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2、The data tested by pulsed , pulse width .The EAS data shows Max. rating .
- 3、The power dissipation is limited by 175°C junction temperature
- 4、EAS condition: T_J=25°C, V_{DD}=32V, V_G= 10V, R_G=25Ω, L=0.1mH, I_{AS}= 25A
- 5、The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

TPS40N40PM

40V N+P-Channel Enhancement Mode MOSFET

P-Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =-250uA	-40	-44	---	V
ΔBV _{DSS} /ΔT _J	BV _{DSS} Temperature Coefficient	Reference to 25°C , I _D =-1mA	---	-0.023	---	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =-10V , I _D =-30A	---	10	13	mΩ
		V _{GS} =-4.5V , I _D =-20A	---	15	20	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =-250uA	-1.0	-1.6	-2.5	V
ΔV _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	4.74	---	mV/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =-40V , V _{GS} =0V , T _J =25°C	---	---	1	uA
		V _{DS} =-40V , V _{GS} =0V , T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V , V _{DS} =0V	---	---	±100	nA
Q _g	Total Gate Charge (-4.5V)	V _{DS} =-20V , V _{GS} =-4.5V , I _D =-12A	---	25	---	nC
Q _{gs}	Gate-Source Charge		---	11	---	
Q _{gd}	Gate-Drain Charge		---	9.5	---	
T _{d(on)}	Turn-On Delay Time	V _{DD} =-15V, R _L =15Ω I _D =-1A, V _{GEN} =-10V, R _G =6Ω	---	48	---	ns
T _r	Rise Time		---	24	---	
T _{d(off)}	Turn-Off Delay Time		---	88	---	
T _f	Fall Time		---	9.6	---	
C _{iss}	Input Capacitance	V _{DS} =-20V , V _{GS} =0V , f=1MHz	---	2760	---	pF
C _{oss}	Output Capacitance		---	260	---	
C _{rss}	Reverse Transfer Capacitance		---	85	---	
I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V , Force Current	---	---	-40	A
I _{SM}	Pulsed Source Current ^{2,5}		---	---	-90	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V , I _S =-1A , T _J =25°C	---	---	-1.3	V

Note :

- 1、The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2、The data tested by pulsed , pulse width .The EAS data shows Max. rating .
- 3、The power dissipation is limited by 175°C junction temperature
- 4、EAS condition: T_J=25°C, V_{DD}= -24V, V_G= -10V, R_G=7Ω, L=0.1mH, I_{AS}= -29A
- 5、The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.



N-Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

TPS40N40PM

40V N+P-Channel Enhancement Mode MOSFET




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform

P-Typical Characteristics




Fig.1 On Resistance Vs Junction Temperature




Fig.3 Capacitance




Fig.5 Threshold Voltage




Fig.2 On-Resistance Vs. Drain Current




Fig.4 On-Resistance Vs. Gate-to-Source Voltage









Fig.6 On-Region Characteristics

TPS40N40PM


40V N+P-Channel Enhancement Mode MOSFET



TPS40N40PM

40V N+P-Channel Enhancement Mode MOSFET

Package Mechanical Data-DFN5*6-8L-JQ Double



Symbol	Common		
	mm		
	Mim	Nom	Max
A	0.90	1.00	1.10
b	0.33	0.41	0.51
C	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.70	3.30	3.45
E2	3.38	3.05	3.20
e	1.27BSC		
H	0.41	0.51	0.61
K	1.10	--	--
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
M	0.50	--	--
a	0°	--	12°